


Design-for-Adaptivity of Microarchitectures


School of Electrical and Electronic Engineering

Maxim Rykunov, Andrey Mokhov, Danil Sokolov, Alex Yakovlev



Novel approach for control logic design


- Capturing common behavioural patterns shared by microprocessor instructions.
- Very compact and efficient way to represent all 257 CPU instructions.
- Easy to reshape for needed instruction set or operating mode.
- Synthesis results:
 - * Top-level control 326 gates
 - * ALU control 220 gates



Asynchronous Intel 8051 implementation

- ASIC implementation of Asynchronous Intel 8051 microprocessor in 130nm technology [1].
- External 128 kB ROM, two internal 4 kB RAM access and interrupt support.
- Extended microprocessor datapath is based on bundled-data approach, which enables multimodal functionality and fault tolerance.
- Adjustable delay lines are used to signal completion of computation in a wide range of operating conditions.
- The total delay latency is formed as a configurable combination of delay segments.

Achieved Results



[1] Mokhov A., Rykunov M., Iliasov A., Sokolov D., Yakovlev A., and Romanovsky A. Synthesis of processor instruction sets from high-level ISA specifications. In IEEE Transactions on Computers, 2013.